

SIKFLR.0012P

PATENT

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant	:	Jorge Alberto Grilo	)	Group Art Unit: Unknown
			)	
App. No.	:	10/688,005	)	
			)	
Filed	:	October 16, 2003	)	
			)	I hereby certify that this correspondence and all marked
For	:	METHOD AND APPARATUS FOR INCREASING THE LINEARITY AND BANDWIDTH OF AN AMPLIFIER	)	attachments are being deposited with the United States Postal Service as first-class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313- 1450 on
			)	
Examiner	:	Unknown	)	
			)	

---

January 14, 2004

---

  
Chad W. Miller, Reg. No. 44,943INFORMATION DISCLOSURE STATEMENT


Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Dear Sir:

Enclosed is form PTO-1449 listing references that are also enclosed. This Information Disclosure Statement is being filed before the mailing of the first Office Action on the merits, and as such, no fee is required in accordance with 37 C.F.R. § 1.97(b)(3).

Respectfully submitted,

Dated: 1/14/04

By: 

Chad W. Miller  
Weide & Miller, Ltd.  
Registration No. 44,943  
Bank West Building, 5<sup>th</sup> Floor  
7251 W. Lake Mead Blvd., Suite 530  
Las Vegas, NV 89128  
Tel. (702)-382-4804 (Pacific Time)

<p style="text-align: center;">U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE <b>JAN 20 2004</b> <b>INFORMATION DISCLOSURE STATEMENT</b> BY APPLICANT (USE SEVERAL SHEETS IF NECESSARY)</p>	ATTY. DOCKET NO.	APPLICATION NO.
	SLRFLR.0012P	10/688,005
	APPLICANT	Jorge Alberto Grilo
	FILING DATE	GROUP
October 16, 2003	Unknown	

#### U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPROPRIATE)

#### FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO

EXAMINER INITIAL	OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)	
	Huiting Chen, et al., "Current Mirror Circuit with Accurate Mirror Gain for Low $\beta$ Transistors", 4 pages (Unknown Date)	
	G. Palmisano, et al., "Harmonic Distortion on Class AB CMOS Current Output Stages", <i>IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing</i> , Vol. 45, No. 2, February 1998, pp. 243-250	

EXAMINER	DATE CONSIDERED

\*EXAMINER: INITIAL IF CITATION CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP 609; DRAW LINE THROUGH CITATION IF NOT IN CONFORMANCE AND NOT CONSIDERED, INCLUDE COPY OF THIS FORM WITH NEXT COMMUNICATION TO APPLICANT.